Bulk silicon integrated circuits can exhibit latch-up effects which arise from regenerative switching in the parasitic bipolar transistors inherent in the complex circuit configurations. This is especially true for bulk CMOS integrated circuits in which parasitic vertical NPN and lateral PNP bipolars are connected in an SCR fashion. One method for preventing latch-up is lifetime control utilizing neutron irradiation. This work characterizes the longterm annealing of neutron irradiation induced changes in the parasitic bipolar gains of MOS/LSI integrated circuits. A theoretical model, which fits both isothermal and isochronal annealing data, is used to characterize the annealing. Using this model, a procedure has been established for neutron irradiation of LSI integrated circuits which will guarantee that latch-up will not occur during the normal lifetime of the circuits. A detailed discussion of the procedure employed for neutron irradiation of integrated circuits is given, and the results of this procedure applied to several thousand MSI and LSI circuits are described.
I. Introduction
An extensive amount of work has been done in characterizing and preventing latch-up which occurs in complex LSI circuits from either transient ionizing radiation or exceeding the breakdown voltage of the circuits. (See Refs. 1-4.) An equally extensive amount of work has been done to characterize the degradation of bipolar devices resulting from neutron irradiation and the annealing of the radiation induced damage centers in silicon. However, there is still concern in the user community about the longterm stability of neutron irradiation damage for prevention of latch-up in bulk CMOS integrated circuits. The purposes of this work were to characterize the long-term annealing of neutron irradiation-induced changes in the parasitic bipolar gains of MOS/LSI integrated circuits, and to establish a procedure for neutron irradiation of LSI integrated circuits which would guarantee that latch-up would not occur during the normal lifetime of the circuits.
II. Theory
The success of neutron irradiation for eliminating latch-up effects in integrated circuits rests on the fact that the minority carrier lifetime and, thus, the parasitic bipolar gain (r), are extremely sensitive to neutron damage. Ideally, we would like to know how the structural damage introduced by the neutron irradiation affects the bipolar gains and how this damage anneals as a function of temperature and time in order to predict the long-term annealing characteristics of the parasitic bipolar gains.
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T. R. Waite5'6 developed a model to describe the annealing of radiation damage in solids. The model assumes that the annealing mechanism is the recombination of defects with defect sinks and ignores multiple activated processes.
For recombination to occur, the defect must diffuse to within a distance ro, the reaction radius, of the defect sink.
Therefore, the annealing process is diffusionlimited. We recognize that the general behavior of the annealing of neutron damage in silicon is too complex to be described by this simple model. However, within the temperature range and time scales of interest, the kinetics of these processes appear to be relatively insensitive to these complexities and may, therefore, be described in terms of this diffusion limited model. once it has been properly normalized according to Eq.
(2). Since the model predicts that the fraction of defects is linear in z for small z, the activation energy can be determined directly from shorttime annealing experiments. This requires rapid heating and cooling of the samples (quenching), and this experiment is being planned. For this work, a global fit to all experimental data was obtained using least squares methods.
To translate bipolar gains into fraction of defects annealed, we have assumed that Nevertheless, the data so analyzed fit the theory rather well. Shown in Figure 1 is O(z) which has been fit with experimental isothermal and isochronal annealing data obtained by measuring the parasitic bipolar transistor gains on metal gate CMO)S devices. The best global fit of the data is obtained with an activation energy of 1.40 eV which is in good agreement with the activation energy for the annealing of divacancies.8 It should be noted that the fraction of damage annealed, 0 is essentially independent of the neutron fluence for fluences above 5 x 1013 n/cm. This means that the amount of residual damage (after any given anneal) may be increased by simply increasing the neutron fluence. This is seen in Figure 2 in which the parasitic bipolar NPN gain is shown as a function of neutron fluence and annealing temperature. For the three technologies described above, procedures for neutron irradiation have been developed which guarantee that latch-up of these devices will not occur during the normal device lifetime. The devices may be irradiated at the wafer level, after die separation, or after packaging and burn-in. These procedures are described in detail below.
Neutron irradiation may be performed either before or after wafer probe. Probe yields were measured both before and after -neutron irradiation on four wafer lots (approximately 20 wafers per lot) of silicon gate CMOS devices, two wafer lots of metal gate CMOS devices, and one wafer lot of MNOS devices. In one case (silicon gate CMOS) the probe yield was approximately 10 percent higher after neutron irradiation, and in another case (MNOS) the probe yield was approximately 50 percent higher after neutron irradiation. In all other cases, the probe yield was within 1 percent of the probe yield after neutron irradiation. The increased probe yield is attributed to the fact that the MOS devices did not operate prior to neutron irradiation because of the high parasitic bipolar gain and latch-up during wafer probe prior to neutron irradiation.
It is most desirable to probe wafers before neutron irradiation and to rely upon the packaging operation to provide a sufficient anneal (during the die attach and package sealing operations) to remove the ionizing radiation effects and the fast annealing correlated defects from the neutron irradiation damage. The effects of the time and temperature in the packaging operations on the fraction annealed may be calculated from the theory described in the first section. However, if it is required that the wafers be probed after neutron irradiation, it is necessary to anneal the wafers for a minimum of 30 minutes at 2000C. This will remove the majority of the ionizing radiation damage and approximately 70 percent of the neutron damage. This is a sufficient anneal to assure that the electrical characteristics of the devices will not be greatly affected for wafer probing at room temperature. The subsequent packaging operations will complete the annealing which is required to insure that the leakage currents of the devices will not be excessive at 1250C. Typical timetemperature sequences for packaging operations and their effects on the fraction of defects annealed are shown in Table I 
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case time-temperature sequences for packaging neutron irradiated parts. The fraction of neutron-induced defects which are annealed as a result of the packaging sequence is also given.
If it is not practical to neutron irradiate the devices at the wafer or die level, they may be irradiated at the package level. For improvement of transient upset, this is the best time to perform the neutron irradiation since the maximum quantity of lifetime-killing defects from the neutron irradiation remain in the devices.
The minimum recommended anneal for packaged devices is 96 hours at 1400C.
There are two disadvantages of neutron irradiation at the package level. First, the leakage currents of the devices may increase above the specification limit at high temperature. (Typically, the leakage currents are only slightly increased at room temperature.) This may be screened, and an extended high-temperature anneal may be used if necessary to reduce the high-temperature leakage to an acceptable value. All devices which are neutron irradiated at the package level should be tested electrically before use.
We have found only high-temperature leakage to be a problem on a few metal gate CMOS types (the input leakage at 15 V exceeds 500 na at 1250C).
Second, neutron activation of the heavy metals in the packages causes the packages to have a residual radioactivity which can persist for several hundred hours. Even though the level of specific radioactivity is quite low on an individual part basis, quantities of the devices must nevertheless be shipped and handled as radioactive material. Figure  3 shows the specific radioactivity (mr/hr) for two package types as a function of neutron dose and time after neutron exposure.
These 
